Heterogeneous neural processing units leveraging analog in-memory computing for edge AI
Irem Boybat
IEEE Design and Test
IEEE Design & est· 2025DOI Philip Wiese; Gamze İslamoğlu; Moritz Scherer; Luka Macan; Victor Jean-Baptiste Jung; Alessio Burrello; Francesco Conti; Luca Benini
Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units
2025 Design, Automation & Test in Europe Conference (DATE)· 2025DOI Hong Pang; Carmine Cappetta; Riccardo Massa; Athanasios Vasilopoulos; Elena Ferro; Gamze Islamoglu
On the sampling sparsity of analog-to-spike conversion based on leaky integrate-and-fire
Neuromorphic Computing and Engineering· 2025DOI Bernhard A Moser; Michael Lunglmayr
A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing
2024 IEEE International Symposium· 2024DOI Ferro, Elena; Vasilopoulos, Athanasios; Lammie, Corey; Gallo, Manuel Le; Benini, Luca; Boybat, Irem; Sebastian, Abu
Deeploy: Enabling Energy-Efficient Deployment of Small Language Models on Heterogeneous Microcontrollers
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems· 2024DOI Moritz Scherer; Luka Macan; Victor J. B. Jung; Philip Wiese; Luca Bompani; Alessio Burrello; Francesco Conti; Luca Benini
Designing Circuits for AiMC Based on Non-Volatile Memories: a Tutorial Brief on Trade-offs and Strategies for ADCs and DACs Co-design
IEEE Transactions on Circuits and Systems· 2024DOI Vignali, Ricardo; Zurla, R; Pasotti, Marco; Rolandi, P. L; Singh, A.; Le Gallo, Manuel; Sebastian, Abu; Jang, Taekwang; Antolini, Alessio; FRANCHI SCARSELLI, Eleonora; Cabrini, Alessandro
Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC With 2–8 b DNN Acceleration and 30%-Boost Adaptive Body Biasing
IEEE Journal of Solid-State Circuits, 59 (1)· 2024DOI Francesco Conti; Gianna Paulin; Angelo Garofalo; Davide Rossi; Alfio Di Mauro; Georg Rutishauser; Gianmarco Ottavi; Manuel Eggiman; Hayate Okuhara; Luca Benini
On Leaky-Integrate-and Fire as Spike-Train-Quantization Operator on Dirac-Superimposed Continuous-Time Signals
Moser, Bernhard A.; Lunglmayr, Michael
On the Solvability of the {XOR} Problem by Spiking Neural Networks
Moser, Bernhard A.; Lunglmayr, Michael
Use of RISC-V to develop multiprocessor host subsystems for accelerated platform with In Memory computing based on NVM memories for AI inference answering functional safety requirements for industrial and automotive applications
· 2024
Giulio Urlini and all partners
xTern: Energy-Efficient Ternary Neural Network Inference on RISC-V-Based Edge Systems
IEEE Application-specific Systems, Architectures and Processors· 2024
Georg Rutishauser, Joan Mihali, Moritz Scherer, Luca Benini
A 3 TOPS/W RISC-V Parallel Cluster for Inference of Fine-Grain Mixed-Precision Quantized Neural Networks
2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)· 2023DOI Nadalini, Alessandro; Rutishauser, Georg; Burrello, Alessio; Bruschi, Nazareno; Garofalo, Angelo; Benini, Luca; Conti, Francesco; Rossi, Davide
Exploiting the State Dependency of Conductance Variations in Memristive Devices for Accurate In-Memory Computing
IEEE Transactions on Electron Devices· 2023DOI Athanasios Vasilopoulos, Julian Buchel, Benedikt Kersting, Corey Lammie, Kevin Brew, Samuel Choi, Timothy Philip, Nicole Saulnier, Vijay Narayanan, Manuel Le Gallo, Abu Sebastian
ITA: An Energy-Efficient Attention and Softmax Accelerator for Quantized Transformers
2023 ACM/IEEE International Symposium on Low Power Electronics and Design· 2023DOI İslamoğlu, Gamze; Scherer, Moritz; Paulin, Gianna; Fischer, Tim; Jung, Victor J.B.; Garofalo, Angelo; BENINI, LUCA
RedMule: A Mixed-Precision Matrix-Matrix Operation Engine for Flexible and Energy-Efficient On-Chip Linear Algebra and TinyML Training Acceleration
Future Generation Computer Systems· 2023DOI TORTORELLA, Yvan; Bertaccini, Luca; BENINI, LUCA; ROSSI, Davide; Conti, Francesco
Specialization meets Flexibility: a Heterogeneous Architecture for High-Efficiency, High-flexibility AR/VR Processing
2023 60th ACM/IEEE Design Automation Conference (DAC)· 2023DOI Prasad, AS; Benini, L; Conti, F
Spiking Neural Networks in the Alexiewicz Topology: A New Perspective on Analysis and Error Bounds
Moser, Bernhard A.; Lunglmayr, Michael
TOOL-FLOW FOR PERFORMANCE EVALUATION
Theodore Antonakopoulos; Iain Keaney
WIP: Automatic DNN Deployment on Heterogeneous Platforms: the GAP9 Case Study
2023 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES)· 2023DOI Luka Macan; Alessio Burrello; Luca Benini; Francesco Conti